Certification of Digital and Custom Tools Enables Early Adopters to Realize QoR Benefits of the New Processes
Highlights:
- Digital and custom tools from Galaxy™ Design Platform are ready for TSMC10-nm FinFET and 16-nm FinFET+ processes
- Successful 10-nm digital design flow pipe-cleaning using the Galaxy Design Platform on ARM® Cortex®-A15 MPCore™ processor
- TSMC 16-nm FinFET+ Reference Flow delivered
Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that TSMC has certified a comprehensive list of Synopsys’ custom and digital design tools for their16-nm FinFET+ processes. The V0.9 certifications are all completed and V1.0 certification is on-track and to be concluded by November, 2014. The two companies have also entered N10 collaboration. With needed tool enhancements in place to meet 10-nm FinFET process requirements, customers can now use Synopsys tools for their 10-nm design starts.
Collaboration between TSMC and Synopsys is enabling customers to deploy Synopsys’ industry-leading digital and custom tools to take advantage of the power, performance and area benefits of the 10-nm and 16-nm process technologies. The extensive engineering collaboration between Synopsys and TSMC facilitated delivery of key technologies including routing rules, physical verification runsets, extraction technology files, interoperable process design kits (iPDKs) and a reference flow for the N16FF+ process. System-on-Chip (SoC) design teams can now deploy the silicon-proven, project-ready Synopsys solution to implement FinFET-based designs.
“Our deep and extensive collaboration with Synopsys on critical design-enablement technologies has continued beyond the N16FF process,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division at TSMC. “Jointly, Synopsys and TSMC are addressing our customers’ needs to deliver highly optimized design solutions for N10FF and N16FF+ process geometries.”
“Our goal is to enable our mutual customers to maximize the power, performance and area benefits of the 10nm and 16-nmFinFET process technologies,” said Bijan Kiani, vice president of product marketing, Design Group, at Synopsys. “This extensive technology collaboration spans the digital and custom tools to allow engineers to deliver their next-generation designs in a productive and predictable manner.”
Key Synopsys tools enabled by the TSMC and Synopsys collaboration for 10nm include:
- The IC Compiler™ product: The key product for early process enablement and rule formulation delivers support for routing and placement enablement, color-aware timing closure and signal electromigration (EM)
- IC Validator: Design rule checks (DRC), layout vs. schematics (LVS) and metal fill
- The StarRC™ solution: Multi-patterning support, color-aware variation modeling and 3-D FinFET silicon profile modeling using the QuickCap® field solver
- The PrimeTime® solution: Signoff accurate delay calculation and timing analysis with advanced waveform propagation includes impact of ultra-low voltage, increased Miller Effect and resistivity
- PrimeRail: Accurate static and dynamic IR-drop analysis, and power/ground (P/G) EM rules support
- NanoTime: Static timing analysis of embedded SRAMs
- Galaxy Custom Designer® schematics: Display mask color on schematic, assign color constraints and check schematics for color conflicts
- The Laker® Layout tool: Support for 10-nm full coloring flow; reads color constraints from Galaxy Custom Designer schematic and enforces during layout; design-rule-driven color checking during layout and IC Validator integration to support color-aware verification and color back annotation
- The HSPICE®, CustomSim™ and FineSim® simulation products: Support 10nm FinFET device modeling with self-heating effect and deliver accurate circuit simulation results for the latest FinFET-based designs
- CustomSim-RA: Support for 10-nm electro-migration(EM) rules for accurate transistor level EM and IR-drop analysis
